Please type a plus sign (+) inside this box 🔫	+

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION **TRANSMITTAL**

Attorney Docket No. ATI-000152BT First Inventor or Application Identifier Drapkin et al. METHOD AND APPARATUS TO OPTIMIZE RECEIVING SIGNALS REFLECTION

C.E.B. § 1.53(b) Express Mail Label No. EL566349197US

omy for non	Tromprovisional applications under or on it. § 1.00(b))	
	APPLICATION ELEMENTS chapter 600 concerning utility patent application contents.	Commissioner for Patents COMMISSIONER OF PATENTS COMMISSIONER COMMISSIONER OF PATENTS COMMISSIONER OF PATENTS COMMISSIONER OF
1.	Fee Transmittal Form (e.g., PTO/SB/17) Submit an original and a duplicate for fee processing) Specification [Total Pages 12] Descriptive title of the Invention Cross References to Related Applications Statement Regarding Fed sponsored R & D Reference to Microfiche Appendix Background of the Invention Brief Summary of the Invention Brief Description of the Drawings (if filed) Detailed Description Claim(s) Abstract of the Disclosure Drawing(s) (35 U.S.C. 113) [Total Sheets 5] T Declaration [Total Pages 3] X Newly executed (original or copy) Copy from a prior application (37 C.F.R. § 1.63 (d)(2) and 1.33 (b). RITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY MALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.28).	Mashington. DC 20231 5. Microfiche Computer Program (Appendix) 6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 7. X Assignment Papers (cover sheet & document(s)) 8. 37 C.F.R.§3.73(b) Statement Power of (when there is an assignee) 9. English Translation Document (if applicable) 10. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Statement (IDS)/PTO-1449 Citations 11. Preliminary Amendment 12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 13. Statement(s) Statement filed in prior application, Status still proper and desired (if foreign priority is claimed) 14. Certified Copy of Priority Document(s) (if foreign priority is claimed) 15. Other:
Prior a For CONTII under Box	Continuation Divisional Continuation-in-part (application information: Examiner	
	17. CORRESPOND	ENCE ADDRESS
X Cust	omer Number or Bar Code Label (Insert Customer No. or At	or La Correspondence address below
Name	Volpe and Koenig, P.C.	
Address	DEPT ATI	
		7:04
City	State Telephone	Zip Code Fax
Country		
Name	(Print/Type) Louis Weinstein, Esquire	Registration No. (Attorney/Agent) 20,477

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Box Patent Application. Washington, DC 20231 Box Patent Application, Washington, DC 20231.

20

5

METHOD AND APPARATUS TO OPTIMIZE RECEIVING SIGNALS REFLECTION

BACKGROUND

The present invention relates to interconnected circuits operating at high frequency and, more particularly, to method and apparatus for compensating for impedance mismatch and reflection glitches which occur due to charging or discharging of an input receiver parasitic capacitor by the positive/negative going edges of the high frequency input signal.

The charging/discharging of the input receiver parasitic capacitor causes an additional impedance mismatch, and a reflection glitch. Stated in another way, in the presence of a rising edge signal of high frequency, this change will charge the parasitic capacitor. The energy used to charge the capacitor is derived from the signal inputted in the input/output device, causing the signal to be distorted. Distortion also occurs during the negative going edge of a high frequency signal similarly causing signal distortion due to discharge of the parasitic capacitor that likewise disturbs the signal.

To date, there is no technique for providing compensation for matching the line impedance because of charge/discharge of an input receiver parasitic capacitor.

SUMMARY

The present invention is characterized by comprising a method and apparatus for detecting variations in charge/discharge of an input parasitic capacitor and compensating for the detected condition by respectively discharging/charging said capacitor to eliminate or significantly reduce reflection glitches.

The charging/discharging detection circuit selectively controls circuitry for preventing the parasitic capacitor from drawing energy from the input signal during the occurrence of a rising edge and conversely prevents withdrawal and discharge from the

The first time that the first time is the first time time time time the first time time.

15

20

25

5

10

parasitic capacitor in the presence of a negative-going input (falling edge), in order to assure impedance matching and to prevent a reflection glitch.

The detection and control circuitry may comprise an integrated circuit or any other electronic circuit to accomplish the desired result.

It is therefore, one object of the present invention, is to provide an apparatus for compensating for impedance mismatch between interconnected circuits operating at high frequencies.

Another object of the present invention is to provide method and apparatus for preventing reflection glitches that occur due to the presence of parasitic capacitance at the input of a circuit receiving a high frequency signal.

Still another objection of the present invention is to provide method and apparatus for compensating for impedance mismatch between interconnected circuits by detecting the occurrence of charging/discharging of a parasitic capacitance at an input of the receiving circuit and utilizing the detected condition to respectively prevent energy from being withdrawn from/introduced into the input signal to the receiving circuit, thereby prevent reflection glitches.

BRIEF DESCRIPTION OF THE DRAWINGS

The above, as well as other objects of the present invention will become apparent when reading the accompanying description and drawings in which:

Figures 1A and 1B show simplified circuit diagrams useful in explaining the impedance mismatch problems occurring in interconnected circuits operating at high frequency.

Figures 2A, 2B, 2C and 2D show simplified circuit diagrams of embodiments of the present invention that are useful in explaining the operation and capabilities of the present invention.

Figure 3 shows an additional embodiment of the present invention.

Figure 4 shows a timing diagram to understand Figure 3 schematic.

25

5

10

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Transmitter output impedance and transmission line impedance matching and termination technique is a concern if the signals rising/falling timing is comparable with the flight time through transmission line. In some electronic interfaces, it is very important that the impedance of a transmitter match the characteristic line impedance and that a receiver connected thereto be capable of operating like an open circuit. Still other interfaces employ additional line termination techniques in order to prevent from reflection at the receiving end. In the latter case, the additional terminated device or devices can be installed at the receiving end to minimize possible sources of reflection.

In some interfaces, it is recommended that both the transmitter and receiver be provided with terminations.

One of the main problems encountered in such devices is a receiver parasitic capacitor.

An input/output pad of a circuit receiver, when in the receiving mode, typically has disabled output buffers as well as some additional electronic devices that provide significant receiver input capacitance. In such case, additional current will be taken from (be sent to) the input signal to charge/discharge the parasitic capacitor, which causes impedance mismatch and reflected glitches resulting in distortion of the input signal. Although it is well-known to use serial or parallel termination devices (such as resistors, transistors, etc.) between the transmitter and the receiver to minimize the transmission line characteristic impedance mismatch, prior to the present invention there was no technique or apparatus known to these inventors that can provide additional receiver parasitic capacitor compensation to match the line impedance.

Reference will now be made to Figures 1A and 1B which aid in an understanding of the problems resolved by the method and apparatus of the present invention.

Figure 1A shows a simplified serial circuit termination arrangement in which a transmitter T (represented by a switch to power or ground, and transmitter output impedance) is coupled through a transmission line to an input/output (I/O) pad P of a

5

10

receiver R, the example being when the input/output device is operating as a receiver. Cp represents an input pad parasitic capacitor.

In the serial termination case shown in Figure 1A, when the output impedance of the transmitter Z_{TR} matches the transmission line impedance Z_L the receiver R may be treated as an open circuit and there is optimum transfer of the transmitted signal to the receiver.

Figure 1B shows the parallel termination case wherein the terminated resistor R_{TERM} is selected to have an impedance value which is equivalent to the impedance of the transmission line Z_L in order to prevent signal reflection back to the transmitter. These terminations are conventional.

At high operating frequencies, it cannot be assumed that the input of the receiver R is an open circuit into the presence of an input parasitic capacitor in order to be able to treat the receiver R as an open circuit, the signal applied to the input of the receiver R is to charge/discharge the parasitic capacitor. Such charging/discharging means that the signal that is received by the receiver R will be distorted. The same situation occurs with the parallel termination shown in Figure 1B wherein a terminating resistor R_{TERM} is in parallel with the parasitic capacitance C_P. In addition, the higher the frequency, the greater the distortion. This distortion is particularly referred to as a "glitch" when the receiver has to have a strong signal and a spike is heard as a result of the distortion.

In the case where the incoming signal has a rising edge, the parasitic capacitor is charged at this time. The energy is taken from the input signal to charge the capacitor causes distortion of the input signal.

However, by providing a tracking or detecting circuit capable of providing additional current to charge the capacitor without taking energy out of the input signal to provide for such charge, it is possible to prevent or significantly reduce distortion of the input signal.

In the case where the signal is a negative going edge, capacitor C_P at such time is already charged and will be discharged causing a disturbance of the signal. By use of the

5

10

tracking device, the parasitic capacitor is prevented from discharging into the receiver thereby preventing a disturbance of the input signal and preventing "glitches".

Summarizing, in the presence of a parasitic capacitance at the input circuit of the receiver, the charge/discharge of the parasitic capacitance occurring during the presence of a negative or positive going edge causes distortion of the input signal.

Charging/discharging of the parasitic capacitance C_P results in a current which is given by i = Cdv/dt. By tracking the current through the parasitic capacitance, it is possible to determine the rate of change of charge, i.e. positive or negative (charging or discharging). Determining the magnitude and direction of the current may be accomplished by a tracking system shown in Figure 2A which magnitude and direction is utilized to provide compensation for the charging/discharging of the parasitic capacitor C_P so that, for example, when the signal has a positive going edge, tracking system 10 provides the charging for the parasitic capacitor that would otherwise be derived from the input signal to prevent distortion of the input signal. Conversely, when the tracking system 10 detects a negative going edge, the tracking system prevents the parasitic capacitor from discharging into the input signal thereby preventing distortion during either positive going or negative going edges of the input signal.

Figure 2B shows slightly more detailed schematic as compared with Figure 2A, in which the tracking system 10 is a dv/dt analyzer operating a charge pump 11 to compensate for charging or discharging of parasitic capacitor C_P.

With reference to Figure 2C, the input signal is shown applied to the I/O pad P through the transmission line represented by the impedance Z_L . The tracking system employs a capacitor C_T having one terminal coupled to one terminal of the parasitic capacitance C_P and the other terminal coupled between a current source 12 and an NMOS transistor 14 having its gate coupled its drain, as well as with the gate of the second NMOS transistor 16. A PMOS transistor 18 has its drain and gate coupled to a drain of NMOS transistor 16 as well as with the gate of the second PMOS transistor 20.

In operation, during a rising edge signal (+dv/dt), since the voltage of C_T cannot change instantaneously, the voltage increases at terminal 22 which ultimately causes the

25

5

10

drain of PMOS transistor 20 to provide sufficient current at terminal 24 to compensate for a portion of the current that would otherwise be provided to parasitic capacitance C_T by the input signal.

During the negative edge of the signal (-dv/dt), the voltage instantaneously decreases at terminal 22 which ultimately causes the transistor 20 to prevent the voltage level of terminal 24 to be reduced, thereby preventing occurrence of a glitch during the negative going portion of the input signal.

Figure 2D shows still another embodiment of the present invention, NMOS output buffer transistor 26 being used as a parallel termination device. In this embodiment, under DC conditions, i.e. when an input signal is constant (high or low), the input impedance Z_i is defined by the impedance of the circuit that includes NMOS transistor 26 having an impedance Z_B in parallel with either the impedance Z_C of the circuit that includes NMOS transistor 28 or the circuit including NMOS transistor 30 with the impedance Z_D. More specifically, when an input DC level is low, the value of input impedance is given by equation (1) $(Z_i = Z_B || Z_D)$. When an input DC level is high, the value of input impedance is given by equation (2) $(Z_i = Z_B || Z_C)$.

When the signal is changing and goes from a low level to a high level, the impedance is given by equation (3) $(Z_i = Z_B || Z_E)$, where Z_E is an input pad parasitic capacitor impedance. When the level changes from high to low, the impedance is given by equation (4) $(Z_i = Z_B || Z_E || Z_C || Z_D)$.

In the AC case, the rising signal edge inverter 32 will turn "OFF" NMOS transistor 30, but inverter 34 within some time could not turn "ON" NMOS transistor 28 because of Delay Line 36. Delay Line 36 is chosen to delay NMOS transistor 28 to be "ON" until an input pad parasitic capacitor Cp will be charged and could not interfere with termination. As soon as $|Z_E| = |Z_D|$ an input pad impedance should not be different during DC low level condition, low to high AC condition, and DC high level condition.

In the AC case, the falling signal edge inverter 32 will turn "ON" NMOS transistor 30, but inverter 34 within some time could not turn "OFF" NMOS transistor 28 THE TANK THE 1,7 į. Ł 3 8 8 8 6...B m in in 11.0 1.4 13 13 20

15

25

5

10

because of Delay Line 36. Delay Line 36 is chosen to delay NMOS transistor 28 to be "OFF" until an input pad parasitic capacitor Cp will be discharged through this NMOS transistor 28 and could not interfere with termination.

Another embodiment of the invention is shown in Figure 3 that employs digital logic circuits 40 through 54, PMOS transistor 56 and NMOS transistor 58.

During occurrence of a positive edge of the input signal, transistor 56 provides current to terminal 60 (voltage pulse at the node H, Figure 4, that is the gate of transistor 56), and transistor 58 is not conducting, due to the logic circuitry (low voltage at node G, Figure 4, that is the gate of transistor 58).

During the occurrence of a negative edge of the input signal, transistors 58 and 56 are respectively conducting (voltage pulse at node G, Figure 4, that is the gate of transistor 58) and non-conducting (high voltage at node H Figure 4, that is the gate of transistor 56) to prevent the parasitic capacitance from discharging current into the input signal source.

The embodiment of Figure 3 employs two different thresholds (switching points) for the inverters 40 and 42. Figure 3 shows an input signal with positive and negative edges and an intervening constant level. The inverter 42 switching point is lower compared with the inverter 40 switching point. That means at the rising signal edge the inverter 42 will be switched first, and the inverter 40 will be switched later. During the falling signal edge the inverter 40 will be switched first, and the inverter 42 will be switched later (Figure 4, nodes A and B). The Figure 3 schematic employs logic circuits (44, 46, 48, 50, 52, and 54) to detect a direction of change in voltage of input signal (low to high, or high to low), and based upon the detected direction, provides short pulses at the gates of NMOS transistor 58 (node G) and PMOS transistor 56 (node H) during the rising and falling edges of an input signal to compensate the parasitic input capacitor charge/discharge current.

5

5

CLAIMS

What is claimed is:

1. A method for reducing distortion of a signal applied to an input of a circuit having a parasitic capacitance, comprising the steps of:

detecting a direction of change in voltage of said input signal; and

introducing a current to said parasitic capacitance to compensate for current of said input signal charging said parasitic capacitance responsive to detection of a positive edge of said input signal.

- 2. The method of claim 1, wherein said signal is applied to an input of an input/output device.
- 3. A method for reducing distortion of a signal applied to an input of a circuit having a parasitic capacitance, comprising the steps of:

detecting a direction of change in voltage of said input signal; and preventing discharge of said parasitic capacitance responsive to detection of a negative edge of said input signal.

4. A method for reducing distortion of a signal applied to an input of a circuit operating at high frequency and having a parasitic capacitance, comprising the steps of:

detecting a change in voltage of said input signal; and

changing an impedance of a parallel termination circuit that is in parallel with said parasitic capacitance to reduce distortion of said input signal.

- 5. Apparatus for reducing distortion of a signal applied to an input of a circuit operating at high frequency and having a parasitic capacitance, comprising:
- a detection circuit for detecting a change in voltage of said input signal coupled to said input; and

- a correction circuit coupled to said detection circuit for compensating for current from said input signal that would be diverted to said parasitic capacitance due to a positive edge of said input signal.
 - 6. The apparatus of claim 5, wherein said detection circuit includes a capacitance.
 - 7. The apparatus of claim 5, wherein said circuit is an input/output device.
 - 8. Apparatus for reducing distortion of a signal applied to an input of a circuit operating at high frequency and having a parasitic capacitance, comprising:
 - a detection circuit for detecting a change in voltage of said input signal coupled to said input; and
 - a correction circuit coupled to said detection circuit for compensating for preventing current from said parasitic capacitance to be added to said input signal due to a negative edge of said input signal.
 - 9. The apparatus of claim 8, wherein said detection circuit includes a capacitance.
 - 10. The apparatus of claim 8, wherein said circuit is an input/output device.
 - 11. Apparatus for reducing distortion of a signal applied to an input of a circuit operating at high frequency and having a parasitic capacitance, comprising the steps of:
 - a detecting circuit for detecting a change in voltage of said input signal; and
- a correction circuit for changing an impedance of a parallel termination circuit that

 is in parallel with said parasitic capacitance to reduce distortion of said input signal.

5

5

10

12. A method for reducing distortion of a signal applied to an input of a circuit having a parasitic capacitance, comprising the steps of:

detecting a direction in change in voltage of said input signal; and

introducing a current to said parasitic capacitance to compensate for distortion of said input signal due to said parasitic capacitance responsive to detection of a positive edge of said input signal.

13. A method for reducing distortion of a signal applied to an input of a circuit having a parasitic capacitance, comprising the steps of:

detecting a direction of change in voltage of said input signal; and preventing introduction of a current from said parasitic capacitance into said input signal responsive to detection of a negative edge of said input signal.

- 14. Apparatus for reducing distortion of a signal applied to an input of a circuit operating at high frequency and having a parasitic capacitance, comprising:
- a first circuit element for selectively providing current to said parasitic capacitance;
- a second circuit element for selectively preventing discharge of said parasitic capacitance into said input; and


a control circuit monitoring said input signal for respectively turning on said first circuit element and turning off said second circuit element when a positive going edge of said input signal is detected and for turning off said first circuit element and turning on said second circuit element when a negative going edge of said input signal is detected.

- 15. The apparatus of claim 14 wherein said first and second circuit elements have a common terminal coupled to said parasitic capacitance.
- 16. The apparatus of claim 15 wherein said first and second circuit elements are transistors.

17. The apparatus of claim 16 wherein one of said transistors is a PMOS transistor and another one of said transistors is an NMOS transistor.

ABSTRACT

An input/output circuit in a receiving mode typically has disabled output buffers as well as other electrical components that provide significant receiver input capacities at high operating frequencies. A detection circuit detects the charging/discharging of the parasitic capacitance and operates a regulating circuit to compensate for the charging/discharging of the parasitic capacitance during rising/falling edges of an input signal, thereby correcting for impedance mismatch and reflection glitches.



Flg2A. dV/dt tracking system






Fig. 2 β dV/dt tracking system with charge pump




Flg. 2C. dV/dt tracking system with charge pump (more detailed)




if $|Z_C| = |Z_D| = |Z_E|$, then an input signal can not change Zinput

Flg. 2D NMOS output buffer parallel termination



Flg. 3. An input parasitic capacitor charge/discharge circuit



Express Mail Label No. EL566349197US

Please type a plus sign (+) inside this box -> +

required)

a valid OMB control number.

☑ Declaration

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains

			Attorney Docket Nu	mber	ATI-000152BT			
DECLARATION FOR UTILITY OR DESIGN			First Named Invento	r	Drapkin et al.			
PATENT APPLICATION (37 CFR 1.63)		COMPLETE IF KNOWN						
		Application Number	pplication Number Not Yet Known					
☑ Declaration Submitted OR With Initial Filing Submitted after Initial Filing (surcharge (37 CFR 1.16 (e))		-	Filing Date	No	t Yet Known			
	Group Art Unit	No	Not Yet Known					
	Examiner Name	No	Not Yet Known					

As a below named inventor, I hereby declare that: My residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plurel names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: METHOD AND APPARATUS TO OPTIMIZE RECEIVING SIGNALS REFLECTION the specification of which (Title of the Invention) X is attached hereto OR was filed on (MM/DD/YYYY) as United States Application Number or PCT International and was amended on (MM/DD/YYYY) Application Number (if applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I hereby claim foreign priority banefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(a) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, insted below and have also identified below, by checking the box, any foreign application for petent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. **Priority** Certified Copy Attached? Prior Foreign Application Foreign Filing Date Country Not Claimed (MM/DD/YYYY) Number(s) YES NO Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY) Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will very depending upon the needs of the individual caso, Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

DECLARATION — Utility or Design Patent Application

							_					
I hereby claim the bend United States of Amer United States or PCT II Information which is mand the national or PC	ica, listed below ar ntamational applica aterlal to patantabi	nd, ina ition in lity as	ofar as the ma defined	the sul Inner pr I in 37 (bject matter ovided by ti CFR 1.56 w	ofea	ch of th	te claims of sob of 35 U.S	this applicati	on is	not disclosed	in the prior
U.S. Parent Application or PCT Parent				Par	rent F	iling Date	, F	are	nt Patent I	lumber		
	Numbe	F				(MM/DI	D/YYYY)		(if applicable)		
As a named joventor, Li	PCT international a	follow	ina reais	stered r	ractitioner							
and Trademark Office с	onnected therewith	: X	Custon	ner Nun	nber	(s) to prosecute this application and to transact all business in the Pa 25310 Place Customer						отег
			OR Registe	ered pra	actitioner(s)	name/	registra	tion number	woled betail	L	Number Bar Lahel he	
Nan	ne			Regis	tration nber				me		Registration Number	
Namely, the Attorne Volpe and Koenig, F												
Additional registere	d practitioner(s) na	med c	on suppl	lementa	l Registere	d Pract	itioner l	information s	heet PTO/SE	3/02C	attached here	sto.
Direct all correspond			ner Nur Code L		2	2531	0	OR	Corr	espo	ndence add	ress below
Name												
Address												
Address												
City						St	ate	· · · · · · · · · · · · · · · · · · ·	ZIP	·····		
Country			Te	lepho	ne				Fax			
I hereby declare that a believed to be true; an punishable by fine or l application or any pater	o runner mat mes mprisonment, or b	a stat	mente	were n	name umb t	ha knr	www.conno	that willful (alaa etatomi	onte c	and the like e	
Name of Sole or	First Inventor:	1_					\ petitid	on has bee	n filed for ti	his ur	nsigned inve	entor
Given Na	me (first and mid	ldle [i	fany]}			Family Name or Surname						
Oleg					Drapkin							
inventor's Signature	2-7-					Date 30P.0						310P,00
Residence: city Richmond Hill State Ontario				Ontario	c	ountry	C	anada		Citizenship	Canadian	
Post Office Address 341 Brookside Road												
Post Office Address												
City	Richmond Hill State Ontario ZI					zip L4C 0G6 country Canada					ada	
Additional invento	ors are being nan	ned o	n the	1 _{su}	pplement	al Add	itional	Inventor(s)	sheet(s) P	TO/S	SB/02A attac	hed hereto

Approved for use through Patent and Trademark Office; U.S. DEPAF
Palata and Transmitted Office, C.C. DEL 74

PTO/SB/02A (3-97)
Approved for use through 9/30/98. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION

ADDITIONAL INVENTOR(S) Supplemental Sheet Page _1_ of _1_

		_								
Name of Additional Joint Inventor, if any:								entor		
Given Nat	me (first and middle [If any])			Family Name or Sumame						
	Grigory				T€	emkir	ne			
Inventor's Signature	A The second second						Date	Date 31.08.		
Residence: City	Toronto	State	Ontario	Country			Citizensh	lp	Russia	
Post Office Address	125 Neptune Drive	125 Neptune Drive, #404								
Post Office Address		,				,				
City	Toronto	State	Ontario	ZIP	M6A 1X3	Count	iry (Can	ada	
Name of Addition	nal Joint Inventor, if any	<i>y</i> :		A petit	don has been file	ad for t	his unsigne	ed inv	entor	
Given Na	me (first and middle [if any])			-	Family Name or Sumame					
inventor's Signature							Dete	9		
Residence: City		State		Country	y		Citizens	ship		
Post Office Address						•			4	
Post Office Address										
City		State		ZIP		Coi	untry			
Name of Addition	nal Joint Inventor, if any	<i>y</i> :	[A petif	tion has been file	ed for r	this unsign	ed inv	entor	
Given Na	me (first and middle [lf any])				Family Na	ime or	Sumame			
Inventor's Signature							Date	9		
Residence: City		State		Country	у		Citizen	ship		
Post Office Address										
Post Office Address										
City		State		ZIP	,		Country			

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time—you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETED—FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.